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Abstract
The question if a deterministic finite automaton admits a software reset in the form of a so-
called synchronizing word can be answered in polynomial time. In this paper, we extend this
algorithmic question to deterministic automata beyond finite automata. We prove that the question
of synchronizability becomes undecidable even when looking at deterministic one-counter automata.
This is also true for another classical mild extension of regularity, namely that of deterministic
one-turn push-down automata. However, when we combine both restrictions, we arrive at scenarios
with a PSPACE-complete (and hence decidable) synchronizability problem. Likewise, we arrive at a
decidable synchronizability problem for (partially) blind deterministic counter automata.
There are several interpretations of what synchronizability should mean for deterministic push-
down automata. This is depending on the role of the stack: should it be empty on synchronization,
should it be always the same or is it arbitrary? For the automata classes studied in this paper, the
complexity or decidability status of the synchronizability problem is mostly independent of this
technicality, but we also discuss one class of automata where this makes a difference.
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1 Introduction
The classical synchronization problem asks, for a given deterministic finite automaton (DFA),
if there exists a synchronizing word, i.e., an input that brings all states of the automaton to
a single state. While this problem is solvable in polynomial time [10, 44, 35], many variants,
such as synchronizing only a subset of states [35], or synchronizing only into a specified
subset of states [34], or synchronizing a partial automaton without taking an undefined
transition [25], are PSPACE-complete. Restricting the length of a potential synchronizing word
of some DFA by an integer parameter in the input also yields a harder problem, namely the
NP-complete short synchronizing word problem [33, 15]. The field of synchronizing automata
has been intensively studied over the last years also in attempt to verify the famous Černý
conjecture, claiming that every synchronizable DFA admits a synchronizing word of quadratic
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length in the number of states [10, 11, 40, 41]. We are far from solving this combinatorial
question, as the currently best upper bound on this length is only cubic [39, 42]. For more
on synchronization of DFAs and the Černý conjecture, we refer to the surveys [44, 5, 1].
The idea of bringing an automaton to a well-defined state by reading a word, starting
from any state, can be seen as implementing a software reset. This is why a synchronizing
word is also sometimes called a reset word. But this very idea is obviously not restricted
to finite automata. In this work, we want to move away from deterministic finite automata
to more general deterministic push-down automata. What should a synchronizing word
mean in this context? Mikami and Yamakami first studied in [29] three different models,
depending on requirements of the stack contents when a word w drives the automaton
into a synchronizing state, irrespectively of the state where processing w started: we could
require at the end (a) that the stack is always empty; or (b) that the stack contents is
always the same (but not necessarily empty); or (c) that the stack contents is completely
irrelevant upon entering the synchronizing state. They demonstrated in [29] some upper and
lower bounds on the maximum length of the shortest synchronizing word for those three
models of push-down automata, dependent on the stack height. Here, we study these three
models from a complexity-theoretic perspective. However, as we show in our first main result,
synchronizability becomes undecidable when asking about synchronizability in any of the stack
models. Clearly, by restricting the length of a potential synchronizing word of some DPDA by
an integer parameter (given in unary), we can observe that the corresponding synchronization
problems all become NP-complete, as the hardness is trivially inherited from what is known
about DFA synchronizability. Therefore, we will not consider such length-bounded problem
variants any further in this paper. Yet, it remains interesting to observe that with DFAs,
introducing a length bound on the synchronizing word means an increase of complexity, while
for DPDAs, this introduction means dropping from undecidability close to feasibility. Beside
general DPDAs, we will study these stack model variants of synchronization for sub-classes
of DPDAs such as deterministic counter automata (DCA), deterministic (partially) blind
automata and finite-turn variants of DPDAs and DCAs. In [16], further restricted sub-classes
of DPDAs, such as visibly and very visibly deterministic push-down and counter automata
are considered. There, all considered cases are in EXPTIME and even membership in P and
PSPACE is observed, contrasting our undecidability results here.
Closest to the problems studied in our paper comes the work of Chistikov et al. [12]
reviewed in the following, as their automaton model could be viewed as a special case of
push-down automata, related to input-driven pushdown automata [28] which later became
popular as visibly push-down automata [2]. In [12], the synchronization problem for so-called
nested word automata (NWA) has been studied, where the concept of synchronization has
been generalized to bringing all states to one single state such that for all runs the stack is
empty (or in its start configuration) after reading the synchronizing word. In this setting the
synchronization problem is solvable in polynomial time, whereas the short synchronizing word
problem is PSPACE-complete (here, the length bound is given in binary) and the question of
synchronizing from or into a subset is EXPTIME-complete.
The DFA synchronization problem has been generalized in the literature to other automata
models including infinite-state systems with infinite branching such as weighted and timed
automata [14, 38] or register automata [4]. For instance, register automata are infinite state
systems where a state consists of a control state and register contents. A synchronizing word
for a register automaton brings all (infinitely many) states to the same state (and same
register content). The synchronization problem for deterministic register automata (DRA) is
PSPACE-complete and NLOGSPACE-complete for DRAs with only one register.
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Finally, we want to mention that the term synchronization of push-down automata has
already some occurrences in the literature, i.e., in [9, 3], but here the term synchronization
refers to some relation of the input symbols to the stack behavior [9] or to reading different
words in parallel [3] and is not to be confused with our notion of synchronizing states.
We are presenting an overview on our results at the end of the next section, where we
introduce our notions more formally.
2 Definitions
We refer to the empty word as . For a finite alphabet Σ we denote with Σ∗ the set of
all words over Σ and with Σ+ = ΣΣ∗ the set of all non-empty words. For i ∈ N we set[i] = {1,2, . . . , i}. For w ∈ Σ∗ we denote with ∣w∣ the length of w, with w[i] for i ∈ [∣w∣] the
i’th symbol of w, and with w[i..j] for i, j ∈ [∣w∣] the factor w[i]w[i + 1] . . .w[j] of w. We
call w[1..i] a prefix and w[i..∣w∣] a suffix of w. The reversal of w is denoted by wR, i.e., for∣w∣ = n, wR = w[n]w[n − 1] . . .w[1].
We call A = (Q,Σ, δ, q0, F ) a deterministic finite automaton (DFA for short) if Q is a finite
set of states, Σ is a finite input alphabet, δ is a transition function Q×Σ→ Q, q0 is the initial
state and F ⊆ Q is the set of final states. The transition function δ is generalized to words by
δ(q,w) = δ(δ(q,w[1]),w[2..∣w∣]) for w ∈ Σ∗. A word w ∈ Σ∗ is accepted by A if δ(q0,w) ∈ F
and the language accepted by A is defined by L(A) = {w ∈ Σ∗ ∣ δ(q0,w) ∈ F}. We extend δ to
sets of states Q′ ⊆ Q or to sets of letters Σ′ ⊆ Σ, letting δ(Q′,Σ′) = {δ(q′, σ′) ∣ (q′, σ′) ∈ Q′×Σ′}.
Similarly, we may write δ(Q′,Σ′) = p to define δ(q′, σ′) = p for each (q′, σ′) ∈ Q′ ×Σ′. The
synchronization problem for DFAs (called DFA-Sync) asks for a given DFA A whether there
exists a synchronizing word for A. A word w is called a synchronizing word for a DFA A if it
brings all states of the automaton to one single state, i.e., ∣δ(Q,w)∣ = 1.
We call M = (Q,Σ,Γ, δ, q0,, F ) a deterministic push-down automaton (DPDA for short)
if Q is a finite set of states; the finite sets Σ and Γ are the input and stack alphabet,
respectively; δ is a transition function Q ×Σ × Γ→ Q × Γ∗; q0 is the initial state;  ∈ Γ is the
stack bottom symbol which is only allowed as the first (lowest) symbol in the stack, i.e., if
δ(q, a, γ) = (q′, γ′) and γ′ contains , then  only occurs in γ′ as its prefix and moreover,
γ = ; and F is the set of final states. We will only consider real-time push-down automata
and forbid -transitions, as can be seen in the definition. Notice that the bottom symbol can
be removed, but then the computation gets stuck.
Following [12], a configuration of M is a tuple (q, υ) ∈ Q × Γ∗. For a letter σ ∈ Σ and a
stack content υ with ∣υ∣ = n we write (q, υ) σÐ→ (q′, υ[1..(n − 1)]γ) if δ(q, σ, υ[n]) = (q′, γ).
This means that the top of the stack υ is the right end of υ. We also denote with Ð→ the
reflexive transitive closure of the union of σÐ→ over all letters in Σ. The input words on top
of Ð→ are concatenated accordingly, so that Ð→= ⋃w∈Σ∗ wÐ→. The language L(M) accepted
by a DPDA M is L(M) = {w ∈ Σ∗ ∣ (q0,) wÐ→ (qf , γ), qf ∈ F}. We call the sequence of
configurations (q,) wÐ→ (q′, γ) the run induced by w, starting in q, and ending in q′. We
might also call q′ the final state of the run.
We will discuss three different concepts of synchronizing DPDAs. For all concepts we
demand that a synchronizing word w ∈ Σ∗ maps all states, starting with an empty stack,
to the same synchronizing state, i.e., for all q, q′ ∈ Q∶ (q,) wÐ→ (q, υ), (q′,) wÐ→ (q, υ′). In
other words, for a synchronizing word all runs started on some states in Q end up in the
same final state. In addition to synchronizing the states of a DPDA we will consider the
following two conditions for the stack content: (1) υ = υ′ = , (2) υ = υ′. We will call (1)
the empty stack model and (2) the same stack model. In the third case, we do not put any
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class of automata/problem empty stack model same stack model arbitrary stack model
DPDA undecidable undecidable undecidable
1-Turn-Sync-DPDA undecidable undecidable undecidable
0-Turn-Sync-DPDA PSPACE-complete undecidable PSPACE-complete
DCA undecidable undecidable undecidable
1-Turn-Sync-DCA PSPACE-complete PSPACE-complete PSPACE-complete
0-Turn-Sync-DCA PSPACE-complete PSPACE-complete PSPACE-complete
DPBCA decidable decidable decidable
Table 1 Complexity status of the synchronization problem for different classes of deterministic
real-time push-down automata in different stack synchronization modes as well as finite-turn variants
of the respective synchronization problem.
restrictions on the stack content and call this the arbitrary stack model.
As we are only interested in synchronizing a DPDA, we can neglect the start and final states.
As mentioned above, we will show that synchronizability of DPDAs is undecidable,
which is in stark contrast to the situation with DFAs, where this problem is solvable in
polynomial time. Hence, it is interesting to discuss deterministic variants of classical sub-
classes of context-free languages. In this paper, we focus on one-counter languages and
on linear languages and related classes. A deterministic (one) counter automaton (DCA)
is a DPDA where ∣Γ/{}∣ = 1. Note that our DCAs can perform zero-tests by checking
if the bottom-of-stack symbol is on top of the stack. As we will see that also with this
restriction, synchronizability is still undecidable, we further restrict them to the partially
blind setting [20]. This means in our formalization that a transition δ(q, σ, x) = (q′, γ) either
satisfies x ≠ , or x is a prefix of γ, i.e., γ = xγ′, and then both δ(q, σ,1) = (q′,1γ′) (for
Γ = {1,}) and δ(q, σ,) = (q′,γ′). The situation is even more delicate with one-turn or,
more general, finite-turn DPDAs, whose further discussion and formal definition we defer to
the specific section below.
We are now ready to define a family of synchronization problems, the complexity of which
will be our subject of study in the following chapters.
I Definition 1 Sync-DPDA-Empty.
Given: DPDA M = (Q,Σ,Γ, δ,).
Question: Does there exist a word w ∈ Σ∗ that synchronizes M in the empty stack model?
For the same stack model, we refer to the synchronization problem above as Sync-DPDA-
Same and as Sync-DPDA-Arb in the arbitrary stack model. Variants of these problems are
defined by replacing the DPDA in the definition above by a DCA, a deterministic partially
blind counter automaton (DPBCA), or by adding turn restrictions, in particular, whether
the automaton is allowed to make zero or one turns of its stack movement.
Outlook and summary of the paper
We summarize our results in Table 1. In short, while already seemingly innocuous extensions
of finite automata (with counters or with 1-turn push-downs) result in an undecidable
synchronizability problem, some extensions do offer some algorithmic synchronizability
checks, although nothing efficient. At the end, we show how to apply some of our techniques
to synchronizability questions concerning sequential transducers.
As an auxiliary result for proving undecidability of finding 1-turn synchronizing words for
real-time deterministic push-down automata, we also prove undecidability of the inclusion
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and intersection non-emptiness problems for these automata, which could be an interesting
result on its own. We also showcase how a variant of DFA synchronization, called DFA-
Sync-From-Into-Subset, is useful to prove membership in PSPACE. As with this type
of problems, these membership proofs are sometimes technical, this could be helpful in
similar settings. To understand this problem, first look at the following one, called Global
Inclusion Problem for Non-Initial Automata in [34]:
I Definition 2 DFA-Sync-Into-Subset (PSPACE-complete, see Theorem 2.1 in [34]).
Given: DFA A = (Q,Σ, δ), subset S ⊆ Q.
Question: Is there a word w ∈ Σ∗ such that δ(Q,w) ⊆ S?
I Definition 3 DFA-Sync-From-Into-Subset.
Given: DFA A = (Q,Σ, δ), subsets S0, S1 ⊆ Q.
Question: Is there a word w ∈ Σ∗ such that δ(S0,w) ⊆ S1?
Using the previously mentioned PSPACE-hardness and adapting a subset construction as
in [35, Theorem 1.22], which then boils down to a reachability problem, one can show:
I Proposition 4. DFA-Sync-From-Into-Subset is PSPACE-complete.
The reader can find proofs for this and several other assertions in the appendix of this paper.
3 General DCAs and DPDAs: When Synchronizability is Really Hard
The inclusion problem for deterministic real-time one counter automata that can perform
zero-tests is undecidable [8, 30]. This result is used to prove undecidability of synchronization
in any general setting as the main result of this section. However, there are special cases
of DPDAs and DCAs that have a decidable inclusion problem (see [22] as an example) so
that this argument does not apply to these sub-classes. We will have a closer look at some of
these sub-classes in the following sections.
I Theorem 5. The problems Sync-DCA-Empty, Sync-DCA-Same, and Sync-DCA-Arb
are undecidable.
Proof. We give a reduction from the undecidable intersection non-emptiness problem for real-
time DCAs [8]. Let M1 = (Q1,Σ,{1,}, δ1, q10 ,, F1) and M2 = (Q2,Σ,{1,}, δ2, q20 ,, F2)
be two DCAs over the same input alphabet with disjoint state sets. We construct a DCA
MS = (Q1 ∪Q2 ∪ {q1f , q2f , qs},Σ ∪ {a, b},{1,}, δ,), where we neglect start and final states,
which is synchronizable in the empty stack model if and only if the DCAs M1 and M2 accept
a common word. The same construction also works for the same stack and arbitrary stack
models. We assume {q1f , q2f , qs} ∩ (Q1 ∪Q2) = ∅ and {a, b} ∩ Σ = ∅. For the states in Q1
and Q2, the transition function δ agrees with δ1 and δ2 for all letters in Σ. In the following, let
i ∈ {1,2}. For q ∈ Qi, we set δ(q, a,) = (qi0,) and δ(q, a,1) = (qif ,1). Further, for q ∈ Qi/Fi
we set δ(q, b,1) = (qif ,1) and δ(q, b,) = (qif ,1). For q ∈ Fi, we set δ(q, b,1) = (qs,1) and
δ(q, b,) = (qs,). For qif , we set δ(qif , a,) = (qi0,) with all other transitions we stay in qif
and increase the counter. Hence, the state qif can only be left with an empty counter and
this is only the case if no letter other than a has been read before. For the state qs, we set
δ(qs,Σ ∪ {a, b},) = (qs,), and δ(qs,Σ ∪ {a, b},1) = (qs, ).
First, assume there is a word w ∈ L(M1) ∩L(M2). Then, the word awb synchronizes all
states of the DCA MS into the state qs. Let l1, l2 be stack contents such that (q10 ,) awbÐ→(qs, l1) and (q20 ,) awbÐ→ (qs, l2). Let l = max(∣l1∣, ∣l2∣). Then awbbl synchronizes MS in the
empty stack model.
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For the other direction assume there exists a word w ∈ (Σ∪{a, b})∗ that synchronizes MS
in the empty stack model. The states q1f and q2f forces w[1] = a since otherwise these states
cannot be left. Since the state qs has no outgoing transition, it must be our synchronizing
state. In order to reach it, w must contain at least one letter b. Let m ∈ [∣w∣] be an index
such that w[m] = b and for j < b, w[j] ≠ b. With a letter b we move from all final states to
the state qs and from all non-final states of M1 and M2 we go to a state qif and increase the
counter. As we cannot leave the states qif if we reach them once with a non-empty counter,
reading a b from a non-final state causes the automaton to reach a configuration from which
we no longer can synchronize the automaton. Hence, we know that after reading w[1..m] all
active states are in the set F1 ∪ F2 ∪ {qs}. Let ` ∈ [∣w∣] be an index with ` <m with w[`] = a
such that for ` < i <m, w[i] ≠ a. Then w[` + 1 ..m − 1] is a word which is accepted by both
DCAs M1 and M2.
It is easy to see that clearing the stacks in state qs is not crucial and hence the reduction
also works for the same stack and arbitrary stack models. J
I Corollary 6. The problems Sync-DPDA-Empty, Sync-DPDA-Same, and Sync-DPDA-
Arb are undecidable. J
How can we overcome the problem that, even for deterministic one-counter languages,
the synchronizability problem is undecidable? One of the famous further restrictions are
(partially) blind counters, to which we turn our attention next.
4 Partially Blind Deterministic Counter Automata
The blind and partially blind variations of counter automata have been introduced by
Greibach in [20]. She already noticed that the emptiness problem for such automata (even
with multiple counters) is decidable should the reachability problem for vector addition
systems, also known as Petri nets, be decidable, which has been proven some years later
[27, 24]; its non-elementary complexity has only been recently fully understood [13]. Although
we will stick to the models introduced so far in the following statements and proofs, we
want to make explicit that our decidability results also hold for deterministic multi-counter
automata. But as we focus on discussing families of automata describing languages between
regular and context-free, we refrain from giving further details here.
Because partially blind counters can simulate blind counters, our results hold for blind
counters as well, but we make them explicit only for the partially blind case. One formal
reason is that we want to preserve our stack model, while it becomes awkward to formalize
blind counters in this stack model (see Appendix).
Recall that a partially blind counter automaton will get blocked when its counter gets
below zero. The blindness refers to the fact that such a machine can never explicitly test
its counter for zero. This translates into our formalization by requiring that a transition
δ(q, σ, x) = (q′, γ) either means that x ≠  or x is a prefix of γ, i.e., γ = xγ′, and then
both δ(q, σ,1) = (q′,1γ′) (for Γ = {1,}) and δ(q, σ,) = (q′,γ′), i.e., the processing will
somehow perform the same action, irrespectively of the stack contents, whenever this is
possible; however, the machine will stop if it is trying to pop the bottom-of-stack symbol.
As a specialty, such automata accept when having arrived in a final state together with
having zero in its counter. We call a deterministic partially blind (one-)counter automaton a
DPBCA.
I Theorem 7. The problems Sync-DPBCA-Empty, Sync-DPBCA-Same, and Sync-
DPBCA-Arb are decidable.
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We are not specifying the complexity here, but only mention that we are using, in the
end, the reachability problem for Petri nets, which is known to be decidable, but only with a
non-elementary complexity; see [27, 24, 13]. However, we leave it as an open question if the
synchronization complexity of DPBCAs is non-elementary. When looking into this question
more in details, the number of states of the counter automaton could be a useful parameter
to be discussed, as it influences the number of counters of the partially blind multi-counter
automaton that we construct in our proof in order to show the claimed decidability result.
Proof. LetM = (Q,Σ,{1,}, δ, q0,, F ) be some DPBCA. Let us first describe the case Sync-
DPBCA-Empty. Here, we can first produce the multi-counter ∣Q∣-fold product automaton
M ∣Q∣ from M that starts, assuming Q = {q0, . . . , q∣Q∣−1}, in the state (q0, . . . , q∣Q∣−1). Notice
that M ∣Q∣ has ∣Q∣∣Q∣ many states and operates ∣Q∣ many counters. We could take as the
set of final states F ∣Q∣ = {(q, . . . , q) ∣ q ∈ Q}. This mimicks state synchronization of M :
any word that synchronizes all states of M will drive M ∣Q∣ into F . As mentioned above,
partially blind multi-counter automata accept with final states and empty stacks, so that M
is synchronizable in the empty stack model if and only if M ∣Q∣ accepts any word.
For the arbitrary stack model, we have to count down (removing 1 from any of the the
stacks sequentially) until the bottom-of-stack symbol appears on all stacks on top (at the
same time), leading to the variant M ∣Q∣Arb. These are moves without reading the input (or
reading arbitrary symbols at the end, this way only prolonging a possibly synchronizing
word), but this does not matter, as the emptiness problem is decidable for partially blind
nondeterministic multi-counter automata. It should be clear that M ∣Q∣Arb accepts any word if
and only if M is synchronizable. For the case Sync-DPBCA-Same, the counting down at
the end should be performed in parallel for all counters instead. J
5 Finite-Turn DPDAs
Finite-turn PDAs are introduced in [19]. From the formal language side, it is known that
one-turn PDAs characterize the rather familiar family of linear context-free languages, usually
defined via grammars. In our setting, the automata view is more interesting. We adopt the
definition in [43]. For a DPDAM an upstroke ofM is a sequence of configurations induced by
an input word w such that no transition decreases the stack-height. Accordingly a downstroke
of M is a sequence of configurations in which no transition increases the stack-height. A
stroke is either an upstroke or downstroke. Note that exchanging the top symbol of the
stack is allowed in both an up- and downstroke. A DPDA M is an n-turn DPDA if for all
w ∈ L(M) the sequence of configurations induced by w can be split into at most n+1 strokes.
Especially, for 1-turn DPDAs each sequence of configurations induced by an accepting word
consists of one upstroke followed by a most one downstroke. There are two subtleties when
translating this concept to synchronization: (a) there is no initial state so that there is no
way to associate a stroke counter to a state, and (b) there is no language of accepted words
that restricts the set of words on which the number of strokes should be limited. We therefore
generalize the concept of finite-turn DPDAs to finite-turn synchronization for DPDAs in the
following way, which offers quite an interesting complexity landscape.
I Definition 8. n-Turn-Sync-DPDA-Empty
Given: DPDA M = (Q,Σ,Γ, δ, q0,, F ).
Question: Is there a synchronizing word w ∈ Σ∗ in the empty stack model, such that for all
states q ∈ Q, the sequence of configurations (q,) wÐ→ (q,) consists of at most n + 1 strokes?
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We call such a synchronizing word w an n-turn synchronizing word for M . We define n-
Turn-Sync-DPDA-Same and n-Turn-Sync-DPDA-Arb accordingly for the same stack
and arbitrary stack models. Further, we extend the problem definition to real-time DCAs.
Motivated by the proof of Theorem 5, we are first reviewing the status of the inclusion
problem for 1-turn DPDAs in the literature.
I Remark 9. The inclusion problem for 1-turn DPDAs with -transitions is undecidable [17, 43].
The intersection non-emptiness problem for real-time 1-turn non-deterministic push-down
automata is also undecidable [23]. The decidability of the inclusion and intersection non-
emptiness problems for real-time 1-turn deterministic push-down automata have not been
settled in the literature; we will do so below by proving undecidability for both problems.
We will present a reduction from the undecidable Post Correspondence Problem (PCP
for short) [32] to the intersection non-emptiness for real-time 1-turn DPDAs which also implies
undecidability of the inclusion problem for this class since it is closed under complement.
I Definition 10 PCP.
Given: Two lists of input words over {0,1}: A = (a1, a2, . . . , an), B = (b1, b2, . . . , bn).
Question: Is there a sequence of indices i1, i2, . . . , ik with ij ∈ [n] for 1 ≤ j ≤ k such that
ai1ai2 . . . aik = bi1bi2 . . . bik?
Observe that already Post stated this problem over binary alphabets. Much later,
Matyasevich and Sénizergues [26] showed that indeed lists of length seven are sufficient for
undecidability. This was recently lowered to lists of length five by Neary [31].
I Theorem 11. LetM1 andM2 be two real-time 1-turn DPDAs. Then the following problems
are undecidable: Is L(M1) ∩L(M2) = ∅? Is L(M1) ⊆ L(M2)?
Proof. Let A = (a1, a2, . . . , an), B = (b1, b2, . . . , bn) be an instance of PCP. We construct
from A a real-time 1-turn DPDA MA = (Q,{0,1,#,$} ∪ [n],{0,1,}, δ, q0,,{qf}) where[n] = {1,2, . . . , n} are marked numbers from 1 to n. The set Q contains the start state q0,
the states q0, qcheck and qfail, and the single final state qf . The rest of Q is a partition into
state sets Q1,Q2, . . . ,Qn such that the (deterministic partial) sub-automaton induced by Qi
reads the string ai#bi and thereby pushes each symbol of ai on the stack, whereas symbols
of the string bi leave the stack content unchanged. The sub-automaton induced by Qi is
embedded into MA, and thereby completed, by taking the state after reading ai#bi to q0
with the symbol #. We go from q0 and q0 to the initial state of the sub-automaton induced
by Qi by the letter i. With the letter $ the state q0 maps to qcheck. Here, if the input symbol
equals the symbol on top of the stack, we pop the stack and stay in qcheck until we reach the
bottom symbol , in which case an additional letter $ brings us to the final state qf . If the
input symbol does not equal the symbol on top of the state we go to qfail which is a trap
state for all letters. Every other not yet defined transition on Q maps to the state qfail. If
not stated otherwise, every transition leaves the stack content unchanged.
For the list B we construct a real-time 1-turn DPDA MB in a similar way except that
here we push the strings bi on the stack and symbols of strings ai leave the stack unchanged.
The languages accepted by MA and MB are the following ones:
L(MA) = { i1ai1#bi1#i2ai2#bi2#⋯imaim#bim#$aRim⋯aRi1$ ∣m ≥ 1, ij ∈ [n], j ≤m}
L(MB) = { i1ai1#bi1#i2ai2#bi2#⋯imaim#bim#$bRim⋯bRi1$ ∣m ≥ 1, ij ∈ [n], j ≤m}
Obviously, the given PCP has a solution if and only if L(MA) ∩L(MB) ≠ ∅.
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By complementing the set of final states, from MA one would arrive at a real-time 1-turn
DPDA M ′A such that L(M ′A) is the complement of L(MA), so that the given PCP has no
solution if and only if L(M ′A) ⊇ L(MB). J
We will now adapt the presented construction to show that the synchronization problem for
real-time one-turn DPDAs is undecidable in all three synchronization models.
I Theorem 12. 1-Turn-Sync-DPDA-Empty, 1-Turn-Sync-DPDA-Same, and 1-Turn-
Sync-DPDA-Arb are undecidable.
Proof. Let MA and MB be the real-time 1-turn DPDAs from the proof in Theorem 11. We
take these machines as inputs for the construction in the proof of Theorem 5 to obtain the
DPDA M . Therefore, observe that the construction also works if the input machines are
general DPDAs and not only DCAs. Further, observe that for MA and MB, if for both
machines the only active state is the final state, then the stack of all runs is empty and hence
the stack need not be altered in the synchronizing state and all transitions here can act as
the identity and leave the stack unchanged.
If w is a word in L(MA) ∩L(MB), then awb synchronizes M in the empty, same, and
arbitrary stack models; further awb is a 1-turn synchronizing word for M . Conversely, if w
is a 1-turn synchronizing word for M , then w must be of the form avb or auavb where
v ∈ L(MA) ∩L(MB) and u is a word that does not change the stack, as otherwise M could
either not be synchronized or the 1-turn condition is violated. To be more precise, a must be
the first letter of w as otherwise we get stuck in q1f and q2f . The letter a resets the machines
MA and MB to their initial state and can only be read when the stack is empty as otherwise
the machine gets stuck. In order to reach final states, both machines MA and MB must
increase and decrease the stack by reading some word v, but as soon as we increased the
stack once, we are not allowed to reset the machine anymore due to the 1-turn condition.
Hence, letters a can only be read while the stack has not been changed yet. Note that for all
three stack models, the construction enforces that any 1-turn synchronizing word brings M
into a configuration where the stack is empty. J
When considering automata as language accepting devices, there is no good use of 0-turn
PDAs, as they cannot exploit their stack. This becomes different if synchronization requires
to end in the same configuration, which means that in particular the stack contents are
identical.
I Theorem 13. The problem 0-Turn-Sync-DPDA-Same is undecidable.
Proof sketch. The proof is by a straight-forward adaption of the previously presented
constructions by getting rid of the check phase; instead, check with the same stack condition
that the two words of the PCP coincide. As we never pop the stack, a 0-turn DPDA will be
sufficient in the construction. J
The picture changes again for other 0-turn stack models, but remains intractable.
I Theorem 14. The problems 0-Turn-Sync-DCA-Empty, 0-Turn-Sync-DCA-Same
and 0-Turn-Sync-DCA-Arb are PSPACE-hard.
Proof. We give a reduction from DFA-Sync-Into-Subset. Let A = (Q,Σ, δ) be a DFA
with S ⊆ Q. We construct from A a DCA M = (Q ∪ {qstall, qsync},Σ ∪ {a},{N,}, δ′,)
where all unions are disjoint. For q ∈ Q, σ ∈ Σ and γ ∈ {N,}, set δ′(q, σ, γ) = (δ(q, σ), γ).
For the letter a, we set for states q ∈ S, δ′(q, a,) = (qstall,) and for states q ∈ Q/S, we
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set δ′(q, a,) = (qstall,N). For qstall we set δ′(qstall, a,) = (qsync,) and δ′(qstall, a,N) =(qstall,N). All transitions not yet defined act as the identity and leave the stack unchanged.
First, assume there exists a word w ∈ Σ∗ that synchronizes Q into S in the DFA A. Then
clearly waa synchronizes M in the arbitrary stack model. Now, assume there exists a word
w ∈ (Σ ∪ {a})∗ that synchronizes M in the arbitrary stack model. Then, w must contain at
least two occurrences of a to bring all states into the sink state qsync. In order to reach qsync
the states in Q need to pass through the state qstall but by doing so, it is noted on the stack
if an active state transitions from Q/S into qstall and only the active states coming from S
are allowed to pass on to qsync. In qstall the stack content cannot be changed and hence the
prefix of w up to the first occurrence of the letter a must have already synchronized Q into S
in the DFA A. Note that M can only be synchronized by a word that leaves all stacks empty,
hence the result follows for all three stack models. J
I Corollary 15. The problems 0-Turn-Sync-DPDA-Empty and 0-Turn-Sync-DPDA-
Arb are PSPACE-hard.
Proof. The claim follows from Theorem 14 by inclusion of automata classes. J
I Theorem 16. 0-Turn-Sync-DPDA-Empty,0-Turn-Sync-DPDA-Arb ∈ PSPACE.
Proof sketch. In the empty stack model, the 0-turn condition forbids us to write anything
on the stack at all. Hence, consider a 0-turn DPDA with state set Q as a DFA A, with one
additional state qtrap which is entered whenever the DPDA wants to push or pop anything.
For each q ∈ Q, run the PSPACE-algorithm for the Sync-From-Into-Subset instance(A,Q,{q}). For the arbitrary stack model, due to the 0-turn condition, for each run only
the symbol on top of the stack must be ever stored. Consider a 0-turn DPDA with state
set Q and stack alphabet Γ as a DFA A with state set Q × Γ and one additional state qtrap
which is entered whenever the DPDA wants to pop anything. For each q ∈ Q, run the
PSPACE-algorithm for the Sync-From-Into-Subset instance (A,Q × {},{q} × Γ). J
I Theorem 17. 1-Turn-Sync-DCA-Empty, 1-Turn-Sync-DCA-Same, and 1-Turn-
Sync-DCA-Arb in PSPACE.
Notice that PSPACE-hardness is inherited from corresponding results for visibly counter
automata, as obtained in [16].
Proof. Let M = (Q,Σ,Γ, δ,) be a DCA. As we are looking into 1-turn behavior, any
computation that we are interested would split into two phases: in the first upstroke phase,
the counter is incremented or stays constant, while in the second downstroke phase, the
counter is decremented or stays constant. In particular, because the counter is 1-turn, after
the first counter increment, any zero-test will always return false, while in the downstroke
phase, when zero-tests return true, then all future computations cannot decrement the
counter any further, so that at the end, the counter will also contain zero. We are formalizing
this intuition to create a machine that has an awareness about its phase stored in its states
and that is behaving very similar. In the rest of the proof, a spread-out variant of a word
a1a2⋯an of length n, with symbols ai from Σ, is any word in a1Σa2Σ⋯anΣ of length 2n.
We will now construct from M and q ∈ Q a deterministic 1-turn counter automaton Mq
that accepts precisely all spread-out variants of words that M would accept when starting in
state q and finishing its 1-turn computation (in any state) with the empty stack, but that
keeps track of a basic property of managing the counter in so-called stages. Mq has the
state set Q × {1, 2, 3, 4} × {0, 1}, (q, 1, 0) as its initial state, and as its set of final states, take
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Q × {1,4} × {0}. The transitions of δq can be defined with the following semantics in mind
(details are given in the appendix): (a) the last bit always alternates, (b) the spread-out is
used to enable a deterministic work and to make sure that the simulated machine has counter
content zero if the simulating automaton Mq is in one of the states from Q × {1,4} × {0},
(c) Mq changes from Q × {1} × {0,1} to Q × {2} × {0,1} if the counter is no longer zero, so
that the simulated machine has “properly” entered the upstroke phase, (d) Mq changes from
Q×{2}×{0, 1} to Q×{3}×{0, 1} if the simulated machine made its first pop, i.e., it “properly”
entered the downstroke phase, (e) Mq changes from Q × {3} × {0, 1} to Q × {4} × {0, 1} if the
counter has become zero again.
Now, we build the ∣Q∣-fold product automaton M ∣Q∣Empty from all automata Mq with the
start state ((q1,1,0), (q2,1,0), . . . , (q∣Q∣,1,0)), assuming Q = {q1, . . . , q∣Q∣}. This means that
M
∣Q∣
Empty has (8∣Q∣)∣Q∣ many states and ∣Q∣ many counters, each of which makes at most one
turn. Now observe that a word w synchronizesM with empty stack, say, in state p, if and only
if any spread-out variant of w drives M ∣Q∣Empty into a state ((p, i1,0), (p, i2,0), . . . , (p, i∣Q∣,0))
for some ij ∈ {1,4} for all 1 ≤ j ≤ ∣Q∣. Now, define {((p, i1,0), (p, i2,0), . . . , (p, i∣Q∣,0)) ∣ p ∈
Q, ij ∈ {1, 4} for 1 ≤ j ≤ ∣Q∣} as final states of M ∣Q∣Empty. We see that M is synchronizable with
empty stack if and only if M ∣Q∣Empty accepts any word. As Gurari and Ibarra have shown in
[21, Lemma 2], M ∣Q∣Empty accepts any word if and only if it accepts any word up to length(∣Q∣(8∣Q∣)∣Q∣∣Σ∣)O(∣Q∣) ≤ (∣Q∣(8∣Q∣∣Σ∣)O(∣Q∣)2),1 within the same time bounds. Now, testing all
these words for membership basically needs two counters that are able to capture numbers
of size (∣Q∣(8∣Q∣∣Σ∣)O(∣Q∣)2), which means we need polynomial space in ∣Q∣ and ∣Σ∣ to check if
M is synchronizable with empty stack.
By considering M ∣Q∣Empty with final states ((p, i1,0), (p, i2,0), . . . , (p, i∣Q∣,0)) for arbitrary
p ∈ Q and ij ∈ {1,2,3,4}, this way defining an automaton M ∣Q∣Arb, we can check if M is
synchronizable in the arbitrary stack model also in polynomial space with the same argument.
From M ∣Q∣Empty, we can also construct a nondeterministic 1-turn ∣Q∣-counter machine M ∣Q∣Same
by adding a nondeterministic move from ((p, i1,0), (p, i2,0), . . . , (p, i∣Q∣,0)) for arbitrary
p ∈ Q and ij ∈ {1,2,3,4} upon reading some arbitrary but fixed σsync ∈ Σ to a special state
qdec in which state we loop upon reading σsync ∈ Σ, decrementing all counters at the same
time; finally, there is the possibility to move to qf (that is the only finaly state now) upon
reading σsync ∈ Σ if all counters are empty. Notice that also this automaton M ∣Q∣Same has(O(∣Q∣))∣Q∣∣Σ∣ many transitions, so that with using [21, Lemma 2], we can again conclude
that synchronizability with same stack can be checked in polynomial space for M . J
6 Sequential Transducers
We will now introduce a new concept of synchronization of sequential transducers.2 We call
T = (Q,Σ,Γ, q0, δ, F ) a sequential transducer (ST for short) if Q is a finite set of states, Σ is
a finite input alphabet, Γ is a finite output alphabet, q0 is the start state, δ∶Q×Σ→ Q×Γ∗ is
a total transition function, and F is a set of final states. We generalize δ from input letters to
words by concatenating the produced outputs, i.e., for q, q′, q′′ ∈ Q, σ1, σ2 ∈ Σ, γ1, γ2 ∈ Γ∗ and
1 In the cited lemma, the number of steps of the checking machine is upper-bounded by (ms)O(m), where
m is the number of 1-turn counters and s is the number of transitions of the machine.
2 The definitions in the literature are not very clear for finite automata with outputs. We follow here the
name used by Berstel in [6]; Ginsburg [18] called Berstel’s sequential transducers generalized machines,
but used the term sequential transducer for the nondeterministic counterpart.
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transitions δ(q, σ1) = (q′, γ1), δ(q′, σ2) = (q′′, γ2) we define δ(q, σ1σ2) = (q′′, γ1γ2). We say
that a word w trace-synchronizes a sequential transducer T if for all states p, q ∈ Q it holds
that δ(p,w) = δ(q,w). Intuitively, w brings all states of T to the same state and produces
the same output on all states. Again, we might neglect start and final states.
I Definition 18 Trace-Sync-Transducer.
Given: Sequential transducer T = (Q,Σ,Γ, δ).
Question: Does there exists a word w ∈ Σ∗ that trace-synchronizes T?
I Theorem 19. The problem Trace-Sync-Transducer is undecidable.
Proof. We adapt the construction of M in Theorem 13 to obtain a sequential transducer T
in the following way: Each time, we push a letter to the stack in QAi or QBi , instead we now
output this letter. Whenever we leave the stack unchanged, we now simply do not produce
any output. For the letter a, we output the special letter r on all states in order to indicate
that the machine has been reset. For the state qAfail we output the special letter A and for
qBfail the special letter B, for all input symbols expect a.
We make the following observations for any potential trace-synchronizing word w for T :
(1) w needs to start with a. (2) w needs to contain the sub-word ##. (3) The sub-word
between the first occurrence of ## and the respective last occurrence of a before ##
describes a solution of the PCP instance. (4) If the PCP instance has a solution, one can
construct a trace-synchronizing word for T from that solution. J
7 Prospects
It would be interesting to look into the synchronization problem for further automata models.
In view of the undecidability results that we obtained in this paper, a special focus should
be to look into deterministic automata classes with a known decidable inclusion problem,
as otherwise it should be possible to adapt our undecidability proofs for synchronizability
to these automata models. To make this research direction more clear: (a) There are quite
efficient algorithms for the inclusion problem for so-called very simple deterministic pushdown
automata, see [45]; (b) a proper super-class of these languages are so-called NTS languages
that also have a deterministic automaton characterization3 but their inclusion problem is
undecidable, see [37, 7]. The overall aim of this research would be to find the borderline
between decidable and undecidable synchronizability and, moreover, within the decidable
part, to determine the complexity of this problem. A step in this research direction has
been made in direction of (sub-classes of) visibly deterministic pushdown automata in [16].
Interestingly enough, that research line also revealed some cases where synchronizability can
be decided in polynomial time, quite in contrast to the situation found in the present study.
Another approach is to look into variants of synchronization problems for DPDAs, such
as restricting the length of a potential synchronizing word. It follows from the NP-hardness
of this problem for DFAs [33, 15] and the polynomial-time solvability of the membership
problem for DPDAs that for unary encoded length bounds this problem is NP-complete
for DPDAs as well, and contained in EXPTIME for binary encoded length bounds. The
precise complexity of this problem for binary encoded length bounds will be a topic of future
research.
3 This is rather implicit in the literature, which is one of the reasons why we do not present more details
here; one would have to first define the automaton model properly.
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8 Appendix: Omitted Proof Details
Proof of Proposition 4. The PSPACE-hardness can easily be inherited from the PSPACE-
complete problem DFA-Sync-Into-Subset by setting S0 = Q and S1 = S on a DFA-Sync-
Into-Subset instance consisting of a DFA A = (Q,Σ, δ), and subset S ⊆ Q.
For membership in PSPACE, we adapt the proof in [35, Theorem 1.22] and give a
non-deterministic algorithm for solving DFA-Sync-From-Into-Subset in NPSPACE. The
claim then follows by Savitch’s famous theorem showing PSPACE = NPSPACE [36]. Let
A = (Q,Σ, δ), S0, S1 ⊆ Q be an instance of DFA-Sync-From-Into-Subset. We start on
the set Q0 = S0 and guess a symbol σ0 ∈ Σ. Applying σ0 to all states in Q0 gives us the set
Q1 = δ(Q0, σ0). We continue in this way by guessing a symbol σi ∈ Σ and applying it to the
current set Qi to obtain Qi+1 = δ(Qi, σi) until we reach a set Qn for which Qn ⊆ S1 holds
and the algorithm terminates with a positive answer. At each step, we only need to keep the
current set Qi in memory such that the algorithm can be performed in polynomial space. J
Proof of Theorem 13. The following construction is an easy adaption of the previously
presented constructions by getting rid of the check phase and instead check that the two
words of the PCP coincide with the same stack condition. As we de not pop the stack a
0-turn DPDA will be sufficient in the construction.
Let A = (a1, a2, . . . , an), B = (b1, b2, . . . , bn) be an instance of PCP. We construct from A
a real-time 0-turn partial DPDA MA = (QA,{0,1,#} ∪ [n],{0,1,}, δA,) where [n] ={1,2, . . . , n} are marked numbers from 1 to n. The set QA contains the states qA0 and qA0 .
The rest of QA is a partition into states QA1 ,QA2 , . . . ,QAn such that the (deterministic partial)
sub-automaton induced by QAi reads the string ai#bi and thereby pushes each symbol of ai
on the stack whereas symbols of bi leave the stack unchanged. The sub-automaton induced by
QAi is embedded into MA, by taking the state after reading ai#bi to qA0 with the symbol #.
We go from qA0 and qA0 to the initial state of the sub-automaton induced by QAi by the letter i.
If not stated otherwise, every transition leaves the stack content unchanged.
For the list B, we construct a real-time 0-turn partial DPDA MB = (QB ,{0,1,#} ∪[n],{0, 1,}, δB ,) in a similar way, except that here we push the strings bi on the stack and
symbols of strings ai leave the stack unchanged.
We combine the two machines MA and MB into a real-time 0-turn complete DPDA
M = (QA∪QB∪{qAfail, qBfail, qsync},{0, 1,#, a}∪[n],{0, 1,}, δ,) where all unions are assumed
to be disjoint. The transition function δ agrees with δA and δB on all states in QA ∪QB
and letters in {0,1,#} ∪ [n]. For the letter a we set for all states qj ∈ Qj with j ∈ {A,B},
δ(qj , a,) = (qj0,) and for γ ≠ , δ(qj , a, γ) = (qjfail, γ). For qj0 and γ ∈ {0,1} we set
δ(qj0,#, γ) = (qsync, γ). For qjfail we set δ(qjfail, a,) = (qj0,) and for all other transitions we
stay in qjfail and add a 1 on top of the stack. For qsync we set δ(qsync, a,) = (qA0 ,) and for
all other transitions, we stay in qsync and leave the stack unchanged. With all other not yet
defined transition in Qj , we go to qjfail and add a 1 on top of the stack.
Following previous arguments, it is clear that any synchronizing word w for M in the
same stack model must start with the letter a and contain at at least one sequence ##.
Further, let j ∈ w[∣w∣] with w[j] = # be the position of the first occurrence of a sequence ##
and let i ∈ w[∣w∣] with w[i] = a be the position of the last occurrence of a before position j.
Then, the sub-word w[i + 1 .. j − 1] describes a solution for the PCP instance. Conversely, a
solution of the PCP can be embedded in a synchronizing word for M . J
The following proof gives proof details that do not completely follow the proof sketch of
the main text, but are rather showing the power of the problem Sync-From-Into-Subset
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as a means for showing PSPACE-membership.
Proof of Theorem 16. We prove the claims for DPDAs, as DCAs are a subclass hereof. Let
M = (Q,Σ,Γ, δ,) be a DPDA. We first focus on 0-Turn-Sync-DPDA-Empty. As we need
to synchronize with an empty stack, the 0-turn condition forbids us to write anything on the
stack at all. Hence, we only keep in M transitions of the form δ(q, σ,) = (q′,) for q, q′ ∈ Q,
σ ∈ Σ and delete all other transitions from M . We call the obtained automaton M ′. We may
observe that M ′ is basically a partial DFA and the problem of synchronizing M with a 0-turn
synchronizing word in the empty stack model has been reduced to synchronizing M ′ without
using an undefined transition. The latter problem is called the Careful Synchronization
problem and is solvable in PSPACE [25]. Notice that the argument given in the proof sketch
in the main text can also be seen as an alternative proof (or, it can be easily adapted to this
end) of PSPACE-membership of Careful Synchronization.
For the problem 0-Turn-Sync-DPDA-Arb it is sufficient for each run to only keep
the symbol on top of the stack in memory, as we are not allowed to decrease the height of
the stack at any time, but transitions might still depend on the symbol on top of the stack.
As we have no restriction on the stack content for synchronization, we can safely forget all
other symbols on the stack. Hence, we can construct from M a partial DFA M ′ with state
set Q × Γ by re-interpreting transitions δ(q, σ, γ) = (q′, γ′) for q, q′ ∈ Q,σ ∈ Σ, γ ∈ Γ, γ′ ∈ Γ∗
as δ((q, γ), σ) = (q′, γ′[∣γ′∣]) and deleting transitions of the form δ(q, σ, γ) = (q′, ). The
problem of synchronizing M with a 0-turn synchronizing word in the arbitrary stack model
has now been reduced to finding a word that brings all states (q′,) of M ′ with q′ ∈ Q into
one of the sets Sq = {(q, γ) ∣ γ ∈ Γ} for q ∈ Q without using an undefined transition. We
can solve this problem using polynomial space by guessing a path in the ∣Q∣-fold product
automaton M ′∣Q∣. The automaton M ′∣Q∣ with state set (Q × Γ)∣Q∣, consisting of ∣Q∣-tuples
of states in Q × Γ, and alphabet Σ, is defined based on M ′ by simulating the transition
function δ of M ′ on every single state in a ∣Q∣-tuple state of M ′∣Q∣ independently, yielding
the transition function δ∣Q∣ of M ′∣Q∣. Here, δ∣Q∣ is only defined on a ∣Q∣-tuple if and only if δ
is defined on every state of this tuple. Clearly, the size of M ∣Q∣ is O((∣Q∣∣Γ∣)∣Q∣) and we can
guess a path from the state ((q1,), (q2,), . . . , (qn,)) for Q = {q1, q2, . . . , qn} to one of the
sets Sq for q ∈ Q using space O(log(∣Q∣∣Γ∣)∣Q∣). We conclude the proof with Savitch’s famous
theorem proving PSPACE = NPSPACE [36]. J
Details of the construction of the transition function of Mq in the proof of Theorem 17.
We now explain how to build the transition function of Mq from the specification of M .
Whenever there is a transition δ(p, a,) = (p′,) inM ,Mq can transition from p to p′ upon
reading a, leaving its counter untouched. Formally, this means that δq((p,1,0), a,) =((p′, 1, 1),) in Mq. Moreover, for any state r ∈ Q and any letter b ∈ Σ, δq((r, 1, 1), b,) =((r,1,0),) in Mq. Notice that in this stage one, Mq knows that the counter is zero. In
particular, any word read in this stage could be accepted.
If there is a transition δ(p, a,) = (p′,1`) with ` > 0 in M , Mq moves into stage two.
Hence, there is a transition δq((p,1,0), a,) = ((p′,2,1),1`) in Mq. This certifies that
we have truly entered a proper upstroke phase.
We can check that we are in the proper upstroke phase by defining the transitions as
δq((r,2,1), b,1) = ((r,2,0),1) in Mq for any r ∈ Q and any b ∈ Σ.
Transitions of the form δ(p, a,1) = (p′,1`) with ` > 0 in M let Mq stay in stage two.
Hence, there is a transition δq((p,1,0), a,1) = ((p′,2,1),1`) in Mq.
However, transitions of the form δ(p, a,1) = (p′, ε) in M let Mq move in stage three.
We have now truly entered a proper downstroke phase. Hence, there is a transition
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δq((p,2,0), a,1) = ((p′,3,1), ε) in Mq.
We can check that we are in the proper downstroke phase by setting the transition
function as δq((r,3,1), b,1) = ((r,3,0),1) in Mq for any r ∈ Q and any b ∈ Σ.
We stay within stage three by introducing δq((p, 3, 0), a, 1) = ((p′, 3, 1), 1`) in Mq for rules
δ(p, a,1) = (p′,1`) with ` ∈ {0,1}.
We will move into stage four once we have arrived at an empty stack again. This is
realized by having transitions δq((r, 3, 1), b,) = ((r, 4, 0),) in Mq for any r ∈ Q and any
b ∈ Σ.
Whenever there is a transition δ(p, a,) = (p′,) in M , Mq can transition from p to p′
upon reading a, leaving its counter untouched, i.e., δq((p, 4, 0), a,) = ((p′, 4, 1),) in Mq.
Moreover, for any state r ∈ Q and any letter b ∈ Σ, δq((r,4,1), b,) = ((r,4,0),) in Mq.
Notice that in this stage four, Mq knows again that the counter is zero. In particular,
any word read in this stage could be accepted.
J
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9 Appendix: Discussing Blind Counter Automata
Recall that a counter automaton is blind if it has a counter that stores some integer (that can
also be negative), but it can test emptiness only at the very end of its computation, being
hence part of the definition of the accepted language. If we want to model this behavior
similar to our previous definitions, we would therefore consider an element from Q × Z as
a blind counter automaton configuration. The transition function δ would map Q ×Σ to
Q × {−1,0,1}, meaning that if δ(q, σ) = (q′, z), then (q, c) σÐ→ (q′, c + z). The remainder of
this formalization is standard and hence omitted. Alternatively, we could try to formalize
this behavior also as a pushdown automaton. But then, the automaton must store in an
additional bit if the counter stores a positive or a negative number. This also means that
depending on this bit of information, incrementing the counter could either mean pushing 1
onto the stack or popping 1 from the stack, and (in a reversed fashion), this is also true when
decrementing the counter. Clearly, this additional bit of information cannot be tested by the
machine itself upon processing, as this would destroy the blindness condition; yet, this bit
influences the formal processing, so that any formalization of blind counter automata (and
their synchronizability) as special push-down automata looks somewhat strange.
How can we use this model for synchronization purposes? First, observe that as the
counter contents never influences the run of a blind automaton, synchronization with the
arbitrary stack model would mean just synchronization of the underlying DFA.
This looks different for the empty stack model. Here, we (have to) use a product
automaton construction as in the proof of Theorem 7 to reduce this synchronization problem
to the emptiness problem of blind (real-time) deterministic multi-counter machines. By
adding the possibility to decrement all counters upon reading a special symbol at the end,
the emptiness problem of blind (real-time) deterministic multi-counter machines can also be
used to show the decidability of the synchronization problem for deterministic blind counter
automata. We summarize our observations as follows.
I Proposition 20. The problems Sync-DBCA-Empty, Sync-DBCA-Same, and Sync-
DBCA-Arb are decidable, the latter even in polynomial time.
As a final remark, let us mention that already Greibach [20] observed the relations
between (quasi-realtime) blind counter automata and reversal-bounded counter automata
(reversals is just another name for turns), which also links to our discussion of finite-turn
automata. However, when making a blind counter automaton reversal-bounded, the number
of counters is increased, so that we cannot compare these models for a fixed number of
counters, which is of course our focus when studying language classes (and automata models)
between regular and context-free.
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